

Model Name: GA-B75M-HD3

Revision 1.0

SHEET

TITLE

01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	CPU_LGA1155-A
05	CPU_LGA1155-B
06	CPU_LGA1155-C
07	DDR III CHANNEL A
08	DDR III CHANNEL B
09	PCH_FDI,DMI,USB,PCIE,NVRAM
10	PCH_DP,CLK BUFFER
11	PCH_HOST,SATA,PCI
12	PCH_GPIO,CTRL,AUDIO
13	PCH_PWR,GND
14	PCI EXPRESS*16 SLOT
15	PCI EXPRESS*1 X2 SLOT
16	PCI SLOT1
17	ITE 8728 LPC IO
18	COM,KB_MS_USB,USB30_20
19	HWM,FAN CTRL,OV,-PROCHOT
20	DUAL BIOS
21	FP,FUSB,SPK,SATALED
22	Realtek ALC887-VD2
23	REAR AUDIO JACK
24	REALTEK RTL8111F-VL
25	DISCRETE POWER
26	ATX, M3 POWER
27	RT8120_CPU_VTT

SHEET

TITLE


28	VCORE ISL95836_1
29	VCORE ISL95836_2
30	RT8120_DDR POWER
31	LPT
32	DVI

**Gigabyte Technology**


Title			Cover Sheet
Size	Document Number	GA-B75M-HD3	
Custom		Rev	1.0
Date:	Thursday, September 20, 2012	Sheet	1 of 32



BLOCK DIAGRAM



LGA1155E



CFG	H	L	NOTE
0	RSVD	RSVD	RSVD
1	RSVD	RSVD	RSVD
2	<b>NORM</b>	<b>Reverse</b>	LANE REVERSAL[0],x16
3	RSVD	RSVD	RSVD
4	RSVD	RSVD	RSVD
7	RSVD	RSVD	RSVD
8	RSVD	RSVD	RSVD
9	RSVD	RSVD	RSVD
10	RSVD	RSVD	RSVD
11	RSVD	RSVD	RSVD
12	RSVD	RSVD	RSVD
13	RSVD	RSVD	RSVD
14	RSVD	RSVD	RSVD
15	RSVD	RSVD	RSVD
16	RSVD	RSVD	RSVD
17	RSVD	RSVD	RSVD


  

CFG6	CFG5	PCIE CONFIG
1	1	1x16, Default
1	0	2x8
0	1	RSVD
0	0	8x, 4x4, 4x4


CFG 0-17 all internal PULL-UP



LGA1155D



[LGA1155C](#)



R218 1K/4/1 R215 200/4/1 1.1V分壓




Figure 1 shows the pin connections for the CPU\_VTT and CPU\_PWR pins. The connections are as follows:

- CPU\_VTT** is connected to **R204** (1K/4/1), **R120** (1K/4/1), and **RN5** (51/8P4R/4).
- CPU\_PWR** is connected to **C85** (1n4/X7R/50V/K), **R165** (51/4/1), **R164** (51/4/1), and **C85** (1n4/X7R/50V/K).

Title				CPU LGA1155-A			
Size	Document Number	GA-B75M-HD3				Rev	1.0
Custom							
Date:	Thursday, September 20, 2012	Sheet	4	of	32		

(A)


(B)

(CR)

Date: Thursday, September 20, 2012 Sheet 5 of 3

## LGA1155


(F, G, H)



LGA1155[10SC1-F01155-21R\_10SC1-F01155-22R]

## LGA1155


(I, J)



LGA1155[10SC1-F01155-21R\_10SC1-F01155-22R]

LGA1155[10SC1-F01155-21R\_10SC1-F01155-22R]

## CAP




Gigabyte Technology

Title			CPU LGA1156-C
Size	Document Number	Rev	GA-B75M-HD3 1.0
Date:	Thursday, September 20, 2012	Sheet	6 of 32

DDR3


(A)




DDR3




DDR3 VREF





DDR15V Decouple



DDRVTT Decouple









**(B)**




LOW COST ICH7 HEATSINK  
BGAHSINK\_SB-N




(E)




**(G)**



## VCC1\_8\_PCH



## USB TABLE



USB OC# Configure	
OC0#	USB0,1(F_USB30)
OC1#	USB2,3(USB30_20)
OC2#	USB4,5(F_USB1)
OC3#	USB6,7(B75:N/A)
OC4#	USB8,9(F_USB2)
OC5#	USB10,11(USB_LAN)
OC6#	USB12,13(KB_USB)
OC7#	N/A


## Gigabyte Technology

Title			
PCH FDI,DMI,USB ,PCIE,NVRAM			
Size	Document Number		Rev
Custom	GA-B75M-HD3		1.0
Date:	Thursday, September 20, 2012	Sheet	9 of 32




(c)


B75 SATA3.0 ONLY PORT0  
B75 Not Support RAID






(A)




PCH	CLK	PD
-----	-----	----



**SATA CONNECTOR**    **H1X7-SATA2-HS-MASK**



ME PWROK




## Gigabyte Technology


**PCH HOST , SATA, PCI**  
**GA-B75M-HD3**

Title				PCH HOST , SATA, PCI				Rev	
Size		Document Number		GA-B75M-HD3				1.0	
Custom									
Date:		Thursday, September 20, 2012		Sheet		11		of 32	


**(D)**




**PCH (I)**




**PCH**




SHT PWR



## CAP




**PCH (I)**






## PCIEX16 CAP



## PCIEX16 PROTECT SHT




PCIEX16	AC	CAP
---------	----	-----

EXP A TXP0	C32	0.22u4/X5R/6.3V/K	EXP A TXP0C
EXP A TXN0	C30	0.22u4/X5R/6.3V/K	EXP A TXN0C
EXP A TXP1	C35	0.22u4/X5R/6.3V/K	EXP A TXP1C
EXP A TXN1	C37	0.22u4/X5R/6.3V/K	EXP A TXN1C
EXP A TXP2	C39	0.22u4/X5R/6.3V/K	EXP A TXP2C
EXP A TXN2	C41	0.22u4/X5R/6.3V/K	EXP A TXN2C
EXP A TXP3	C43	0.22u4/X5R/6.3V/K	EXP A TXP3C
EXP A TXN3	C45	0.22u4/X5R/6.3V/K	EXP A TXN3C
EXP A TXP4	C46	0.22u4/X5R/6.3V/K	EXP A TXP4C
EXP A TXN4	C49	0.22u4/X5R/6.3V/K	EXP A TXN4C
EXP A TXP5	C50	0.22u4/X5R/6.3V/K	EXP A TXP5C
EXP A TXN5	C51	0.22u4/X5R/6.3V/K	EXP A TXN5C
EXP A TXP6	C52	0.22u4/X5R/6.3V/K	EXP A TXP6C
EXP A TXN6	C54	0.22u4/X5R/6.3V/K	EXP A TXN6C
EXP A TXP7	C57	0.22u4/X5R/6.3V/K	EXP A TXP7C
EXP A TXN7	C58	0.22u4/X5R/6.3V/K	EXP A TXN7C
EXP A TXP8	C60	0.22u4/X5R/6.3V/K	EXP A TXP8C
EXP A TXN8	C61	0.22u4/X5R/6.3V/K	EXP A TXN8C
EXP A TXP9	C62	0.22u4/X5R/6.3V/K	EXP A TXP9C
EXP A TXN9	C63	0.22u4/X5R/6.3V/K	EXP A TXN9C
EXP A TXP10	C64	0.22u4/X5R/6.3V/K	EXP A TXP10C
EXP A TXN10	C65	0.22u4/X5R/6.3V/K	EXP A TXN10C
EXP A TXP11	C68	0.22u4/X5R/6.3V/K	EXP A TXP11C
EXP A TXN11	C67	0.22u4/X5R/6.3V/K	EXP A TXN11C
EXP A TXP12	C68	0.22u4/X5R/6.3V/K	EXP A TXP12C
EXP A TXN12	C70	0.22u4/X5R/6.3V/K	EXP A TXN12C
EXP A TXP13	C72	0.22u4/X5R/6.3V/K	EXP A TXP13C
EXP A TXN13	C73	0.22u4/X5R/6.3V/K	EXP A TXN13C
EXP A TXP14	C74	0.22u4/X5R/6.3V/K	EXP A TXP14C
EXP A TXN15	C75	0.22u4/X5R/6.3V/K	EXP A TXN14C
EXP A TXP15	C77	0.22u4/X5R/6.3V/K	EXP A TXP15C
EXP A TXN15	C78	0.22u4/X5R/6.3V/K	EXP A TXN15C

```
EXP_A_RXP[0..15]  >> EXP_A_RXP[0..15] [4]
EXP_A_RXN[0..15]  >> EXP_A_RXN[0..15] [4]
EXP_A_TXP[0..15]  >> EXP_A_TXP[0..15] [4]
EXP_A_TXN[0..15]  >> EXP_A_TXN[0..15] [4]
```

PCIEX16 SLOT

## PCIESLOT-164DN-P





PCI-E/16X-164P/297C/LONG DOUBL

## Gigabyte Technology

Title			
PCI EXPRESS * 16			
Size Custom	Document Number	GA-B75M-HD3	Rev 1.0
Date:	Thursday, September 20, 2012	Sheet 14	of 32

## PCIEX1 CAP




Three circuit diagrams illustrating the connection of BC23, BC25, and BC31 transistors as voltage followers. Each diagram shows the transistor's emitter connected to ground, its base connected to a specific input voltage (+12V, VCC3, or 3VDDUAL), and its collector connected to the same input voltage. The output is taken from the emitter.


- BC23:** Emitter to ground, base to +12V, collector to +12V. Output is from emitter.
- BC25:** Emitter to ground, base to VCC3, collector to VCC3. Output is from emitter.
- BC31:** Emitter to ground, base to 3VDDUAL, collector to 3VDDUAL. Output is from emitter.




# PCI SLOT



# PCI PU




# PCI CAP



Gigabyte Technology			
Title			
PCI SLOT 1&2			
Size			
Custom			
Date: Thursday, September 20, 2012			
Sheet 16 of 32			
Rev 1.0			


## SIO IT8728F



## IT8728F NOTE

	IT8728
PIN121	VCORE_EN/PCH_C0
PIN120	VLDT_EN/PCH_D0
PIN19	ATXPG
PIN31	PCH_C1
PIN53	SST/AMDTSI_D/MTRB#/PCH_D1
PIN55	PECI/AMDTSI_C/DRV#
PIN66	SYS_3VSB
PIN70	GP47
PIN95	VIN2 (VCC5)
PIN96	VIN1 (VCC12)
PIN97	VIN1/VDIMM_STR(1.5V)
PIN98	VIN0/VCORE(1.1V)/NC



## DUAL BIOS OPT STRAP




## SIO CAP




## Power leakage




## SIO\_18V




## PWR SHT




## SIO PU



## SIO STRAP



## MB ID




## Gigabyte Technology


Title			ITE 8728 LPC IO
Size	Document Number	GA-B75M-HD3	
Custom			Rev 1.0
Date:	Thursday, September 20, 2012	Sheet	17 of 32



# TEMP H/W MONITOR




# CASE OPEN




# VOLTAGE-- H/W MONITOR


VIN2: 75K/15K = 2V




# CPU SMART FAN



# SYS SMART FAN




# -PROHOT



Gigabyte Technology

Title			HWM,FAN CTRL,OV
Size	Document Number	GA-B75M-HD3	
Custom		Rev	1.0
Date:	Thursday, September 20, 2012	Sheet	19 of 32

# DUAL BIOS



B65使用64M BIOS

使用H67暫用32M

H61使用32M BIOS

BOOT DEVICE	GNT1	GNT0
LPC	0	0
PCI	0	1
SPI	1	1

1 means floating  
0 means PD 1K

**Gigabyte Technology**

Title

**DUAL BIOS**

Size  
A

Document Number


**GA-B75M-HD3**

Rev  
**1.0**


Date: Thursday, September 20, 2012

Sheet 20 of 32


## F\_USB30




## F\_USB30 PWR




## SATA LED




## F\_USB30 ESD PROTECT




## SPKR




## FRONT USB1



## FRONT USB2




## INTEL FRONT PANEL




## FUSEVCC\_F

## F\_USB1, F\_USB2 4-Port 2.6A



## -USBOC\_F




## F\_USB30









CODEC POWER/EMI PAD




上ALC892時,此顆電容要保留  
ADD CD2 For ESD PROTECT DIODE




LINE-OUT




LINE-IN




MIC-IN



SPDIF\_OUT




AZALIA FRONT PANEL




Gigabyte Technology			
Title			
AUDIO JACK			
Size			
Custom			
Document Number			
GA-B75M-HD3			
Rev			
1.0			
Date: Thursday, September 20, 2012			
Sheet 23 of 32			




VCC1\_8\_PCH




2\_5LEVEL




DDRVTT




3VDUAL




VCC1\_05\_PCH




5VDUAL SHORT PROTECT




PCH ERP





5VDUAL




PWR SEQ



ATXX4 POWER CONNECTOR



## VCC3\_ME





## ATX CONNECTOR

GA-B75M-HD3

Rev	
1.0	

Date: Thursday, September 20, 2012 Sheet 26 of 32


# CPU\_VTT




# VCCSA

PDG 0.8


	VSA_SEL
HI	0.85V
LO	0.925V



# CPU\_VTT\_PWR\_SEQ



# VTT\_PWRGD





## PHASE 1




**PHASE 3**



**PHASE 2**




## VAYG






# DDR1.5V



# PWR\_SEQ



VIN=5V, VOUT=1.5V, IOUT=25A, PHASE=1  
 IRMS=11.45A  
 560u/FP/D/6.3V/68/8m RIPPLE CURRENT=4.7A  
 Coefficient=1.7(85°C), 1(105°C)  
 VIN Ripple current=4.7X1.7=7.99A(85°C)  
 -->故固態電容須2X7.99=15.98>11.45A  

$$Rocset = (Iocp * Lgate, rdson) / Iocset$$


$$Rocset = (45A * 6.7mOhm) / 10uA = 30K$$

$$Iocset = 10uA$$

Gigabyte Technology

Title		
DDR POWER		
Size	Document Number	Rev
Custom	GA-B75M-HD3	1.0
Date: Thursday, September 20, 2012		Sheet 30 of 32

## LPT PORT



Gigabyte Technology

LPT

Title

Size  
Custom


Document Number

GA-B75M-HD3

Rev  
1.0

Date: Thursday, September 20, 2012 Sheet 31 of 32

# DVI LEVEL SHIFT



# HDMI LEVEL SHIFT

